Tag Archives | CPU

Mobileye EyeQ4 - ADAS

New EyeQ4 ADAS chip from Mobileye uses multiple MIPS CPUs

       

Walking the halls of Mobile World Congress in Barcelona, you’d think that everything is (and should be) about smartphones, tablets or wearables. However, this year marked a change for MWC – and several other big trade shows: many exhibitors were there to talk about providing solutions for fast growing markets beyond mobile; some of the […]

Continue Reading 8
ovp_full

New MIPS models from Imperas shown at Embedded World 2015

    

Larry Lapides, VP of Sales at Imperas, is here to tell you more about the collaboration between Imperas and Imagination as well as the wide range of solutions available for MIPS CPUs. You are probably aware of Imperas as the provider of the technology behind the IASim product, the instruction accurate simulator for MIPS cores. […]

Continue Reading 0
MIPS P5600 Series5 CPU

MIPS P5600 sets new record for single-threaded CPU performance

        

Two months ago I was returning home from our first ever Imagination Summit in Japan. While waiting to board the airplane that would take me back to England, I saw a billboard sign for Nissan – “WHAT IF_the world’s fastest man went even faster?”. That’s an interesting question, I said to myself. A few weeks […]

Continue Reading 9
mips_warrior_banner2

MIPS64: the past, present and future of 64-bit computing

     

The launch of our brand new MIPS I6400 64-bit CPU marks the beginning of a fresh chapter for 64-bit MIPS processors. This article aims to offer you an introduction to the latest version of our MIPS64 architecture (one of the three 64-bit CPU architectures supported by Android 5.0 Lollipop) while answering a few of the […]

Continue Reading 2
mips_warrior_banner

The incredible evolution of the MIPS architecture

     

MIPS is the shining star of the highly efficient, low power CPU design principles that have shaped the mobile and embedded industry for nearly three decades. In this article, I will try to offer you a quick overview of how the MIPS architecture evolved from its early beginnings in the Stanford University computer science labs […]

Continue Reading 3
MIPS interAptiv block diagram

How to reduce dynamic power by 50% for a MIPS CPU

      

Designing a CPU takes a lot skill and effort. Taking said CPU and reducing its dynamic power consumption by 50% takes a particular set of skills, skills one has acquired over a very long career. After successfully delivering the first DOK for PowerVR Rogue GPUs, Imagination and Synopsys embarked on a second project that aimed […]

Continue Reading 0
MIPS I6400 - Android robot

MIPS I6400, the leading 64-bit CPU revealed: coverage roundup

        

Summary: Two weeks ago we announced the brand new 64-bit MIPS I6400 CPU. Here’s what you need to know, as well as a roundup of media coverage. On September 2nd, Imagination revealed to the world the latest member of the Warrior family: the 64-bit MIPS I6400 CPU IP core. In case you missed any of […]

Continue Reading 6
MIPS I6400 - CPU-block_diagram_f

Meet MIPS I6400, the CPU of choice for the 64-bit computing revolution

        

When we first introduced the breakthrough MIPS Warrior family, we promised to deliver a disruptive and comprehensive roadmap of 32 and 64-bit CPUs that incorporate new, innovative architectural features and provide best-in-class performance and efficiency for a wide range of applications. The first CPU we launched was MIPS P5600, a high-end 32-bit processor targeting ultimate […]

Continue Reading 75
MIPS-Creator-C120_Close-up3_RGB

New MIPS Creator CI20 development board for Linux and Android debuts

        

Features a 1.2GHz MIPS-based, dual-core Ingenic apps processor that runs Debian 7 and Android 4.4 KitKat UPDATE1: We are now accepting pre-orders for Creator CI20 dev boards from users in North America and Europe. If you are interested in buying one, please go to our store. A few weeks ago, when I first published an […]

Continue Reading 141
mips_cluster_28nm

Four questions about Moore’s Law, 28nm and the future of IP design

        

A few weeks ago Brian Bailey, the well-known technology editor for EDA at Semiconductor Engineering, kindly asked me to provide some comments in relation to a set of very interesting questions on the fate of Moore’s Law and the adoption of sub-20nm process nodes. You can find a selection of my answers, alongside opinions and […]

Continue Reading 4