Tag Archives | CPU

mips_warrior_banner2

Using the MIPS SIMD Architecture for high efficiency software video decoding

     

SIMD (Single Instruction Multiple Data) is a class of instructions introduced in modern CPU designs to boost parallel processing performance by allowing efficient handling of vector operations. MSA (MIPS SIMD Architecture) offers developers access to a flexible and powerful 128-bit SIMD engine that delivers superior acceleration for multimedia and other compute-intensive applications. New application processors […]

Continue Reading 2
Samsung ARTIK 1 - MIPS microAptiv

IoT-focused Samsung ARTIK 1 chip is powered by two MIPS CPUs

      

Samsung Electronics president Young Sohn was at the Internet of Things World conference yesterday in San Francisco to introduce a new family of low-power chips designed for the next generation of IoT devices. One of the new chips presented on stage is called ARTIK 1 and features a MIPS32-based, dual-core application processor, flash storage, a […]

Continue Reading 1
maker faire bay area

Hacking MIPS-based dev boards at Maker Faire Bay Area 2015

       

Maker Faire Bay Area is around the corner and Imagination will be there to exhibit some exciting maker boards and projects that use our IP. Read on to find out how you can win some cool prizes by showing up to our mini-hackathons and what else will be on display during the event. Creator CI20 […]

Continue Reading 0
MIPSfpga-architecture

MIPSfpga programme opens up the MIPS architecture to universities worldwide

    

Please please please don’t obfuscate it! said a famous professor when I mentioned the outline of MIPSfpga, an exciting project part of the Imagination University Programme (IUP) I was working on at the time. The journey from IP to real hardware I’m a hardware guy by background. For me a tool is a solid object, […]

Continue Reading 9
Mobileye EyeQ4 - ADAS

New EyeQ4 ADAS chip from Mobileye uses multiple MIPS CPUs

       

Walking the halls of Mobile World Congress in Barcelona, you’d think that everything is (and should be) about smartphones, tablets or wearables. However, this year marked a change for MWC – and several other big trade shows: many exhibitors were there to talk about providing solutions for fast growing markets beyond mobile; some of the […]

Continue Reading 8
ovp_full

New MIPS models from Imperas shown at Embedded World 2015

    

Larry Lapides, VP of Sales at Imperas, is here to tell you more about the collaboration between Imperas and Imagination as well as the wide range of solutions available for MIPS CPUs. You are probably aware of Imperas as the provider of the technology behind the IASim product, the instruction accurate simulator for MIPS cores. […]

Continue Reading 0
MIPS P5600 Series5 CPU

MIPS P5600 sets new record for single-threaded CPU performance

        

Two months ago I was returning home from our first ever Imagination Summit in Japan. While waiting to board the airplane that would take me back to England, I saw a billboard sign for Nissan – “WHAT IF_the world’s fastest man went even faster?”. That’s an interesting question, I said to myself. A few weeks […]

Continue Reading 10
mips_warrior_banner2

MIPS64: the past, present and future of 64-bit computing

     

The launch of our brand new MIPS I6400 64-bit CPU marks the beginning of a fresh chapter for 64-bit MIPS processors. This article aims to offer you an introduction to the latest version of our MIPS64 architecture (one of the three 64-bit CPU architectures supported by Android 5.0 Lollipop) while answering a few of the […]

Continue Reading 2
mips_warrior_banner

The incredible evolution of the MIPS architecture

     

MIPS is the shining star of the highly efficient, low power CPU design principles that have shaped the mobile and embedded industry for nearly three decades. In this article, I will try to offer you a quick overview of how the MIPS architecture evolved from its early beginnings in the Stanford University computer science labs […]

Continue Reading 3
MIPS interAptiv block diagram

How to reduce dynamic power by 50% for a MIPS CPU

      

Designing a CPU takes a lot skill and effort. Taking said CPU and reducing its dynamic power consumption by 50% takes a particular set of skills, skills one has acquired over a very long career. After successfully delivering the first DOK for PowerVR Rogue GPUs, Imagination and Synopsys embarked on a second project that aimed […]

Continue Reading 0